This paper presents a novel Z-axis interconnect approach for extending performance beyond the limits imposed by traditional approaches. Specifically, metal-to-metal z-axis electrical interconnection among substrates (subcomposites) of the same or varying size, or among flexible and rigid elements (rigid-flex), to form a single structure is described. The structure employs an electrically conductive medium to interconnect thin coreless substrates. The substrates are built in parallel, aligned, and laminated to form a variety of multilayer high density structures including rigid, rigid-rigid, rigid-flex, stacked packages, or RF substrates. The z-interconnect based structures offer many advantages over more conventional build-up technologies. For example, it enables designs having increased wiring density, leading to greatly reduced layer counts. When an increase in metal layer counts is required, z-interconnect avoids the cumulative yield loss of sequential (build up) processing. The parallel processing of cores and/or subcomposites leads to reduced fabrication cycle time. Avoidance of through hole drilling allows for reduction or elimination of via stubs that cause signal attenuation at high frequencies. In addition, multilayer rigid-flex packages for a variety of applications are being developed. For these applications, z-interconnect allows for placement of flex elements into any layer of the substrate, the opportunity for multiple flex layers within a rigid-flex substrate, the ability to connect multiple multilayer substrates of varying size, and the ability to connect between any two arbitrary metal layers within the rigid region without the use of plated through holes (PTHs). The process allows fabrication of z-interconnect conductive joints having diameters in the range of 55-500 microns. Via or component pitches down to 150 microns have been demonstrated. A number of RF structures have been designed and built with z-interconnect technology, affording the flexibility to place wide signals, narrow signals and grounds and clearances only where needed. Electrically, S-parameter measurements revealed low loss at multi-gigahertz frequencies and the insertion loss for narrow, short lines and wide, long lines are similar. The electrically conductive adhesive used to form z-interconnects shows good signal transmission to 25GHz. Z-interconnect technology provides unique solutions for next generation complex packaging products.
I. Introduction
The demand for high-performance, lightweight, portable computing power for next generation packaging is driving the industry toward miniaturization at a rate not seen before. Electronic packaging is evolving to meet the demands of higher functionality in ever smaller packages. To accomplish this, new packaging needs to be able to integrate more dies with greater function, higher I/O counts, smaller die pad pitches, and greater heat densities, while being pushed into smaller and smaller footprints. New packaging designs are emerging that require joining (stacking) of multiple packages, joining of different size packages, and flexibility and/or rigidity to accommodate requirements related to size, weight, and complexity. Assembly and packaging are bridging the gap by enabling economic use of the third dimension (3D packaging). System level integration is emerging. These approaches include System-in-Package (SiP), stacked die, or package stacking solutions. In addition to the trend toward miniaturization, new materials and structures are required to keep pace with more demanding packaging performance requirements. High speed packages, for example, server and telecom applications, require low loss materials, better shielding, elimination of via stubs, and optical interconnection, both chip-to-chip and between packaging components. It is therefore imperative to make the most efficient use of real estate used for wiring and drive the number of wiring layers to a minimum. Packaging designs that are most effective in optimizing the use of available wiring space incorporate blind and buried vias. For interconnection with traditional plated through hole (PTH) technology, two PTHs are required to complete a circuit trace. PTHs consume real estate by blocking channels that could be used for wiring (Figure 1) . As via diameters decrease to accommodate more dense designs, plating of the vias becomes more of a challenge. This problem is alleviated to a degree by use of thinner, laser-friendly dielectric materials. Although the use of blind vias frees up wiring space, its utility is limited by the challenge of plating blind vias with aspect ratios (depth to diameter) greater than 1:1.
Therefore, a means of fabricating a vertical interconnection that can be terminated at any wiring plane, at any depth, within the package is highly desirable. One method of extending wiring density beyond the limits imposed by these approaches is a strategy that allows for metal-to-metal z-axis interconnection of subcomposites during lamination to form a composite structure [1] . During the past ten years, there has been increasing interest to use electrically conductive adhesive (ECA) based interconnecting materials in the electronics industry. Conductive adhesives are composites of resin and conductive particles [2] . Physical or chemical metal-metal bonding between conducting particles provides electrical conductivity [2-4], whereas a resin provides better processability and mechanical robustness [5] . Excess loading of conducting particles to enhance electrical conductivity tends to weaken the overall bond strength between adhesive and Cu pad. Therefore, reliability of the conducting adhesive based joint formed between the adhesive and the metal pad surface to which it is mated is of prime importance. Several approaches have been reported for fabricating advanced packaging. For example, Egitto et al [1] describe silver epoxy based conductive adhesive joints for fabricating high density Z-interconnect substrates. Das et al [6] reported the reliability effects of conducting adhesive in Z-interconnect printed wiring boards. Rowland et al [7] described the electrical performance of Zinterconnect flip-chip substrates. Although several studies have described Z-interconnect technology, the authors believe that there is potential for enhancement of the existing technology, so that versatile materials and processes can be developed for next generation packaging. This paper presents a novel Z-axis interconnect approach for extending coreless technology performance beyond the limits imposed by traditional approaches.
Specifically, metal-to-metal z-axis electrical interconnection among coreless substrates (subcomposites) of varying sizes, or among flexible and rigid elements (rigid-flex), to form a single structure is described. The structures employ an electrically conductive medium to interconnect the thin coreless substrates. The coreless substrates are built in parallel, aligned, and laminated to form a variety of multilayer high density stuctures including rigid, rigid-rigid, rigid-flex, stacked packages, or RF substrates. 
II.A. Substrate Fabrication
A variety of coreless building blocks can be laminated to achieve electrical interconnection between adjacent blocks (Figure 2) . Each building block can have signal, voltage, and ground planes. It is also possible to use signal, voltage, and ground features on the same plane. As a case study, zinterconnect technology was used together to fabricate a variety of next generation substrates. Two basic building blocks are used for this case study (Figure 3) . One is a signal core. The Cu based power plane (P) is sandwiched between two layers of a low dielectric constant (Dk) and low loss (Df) dielectric. The dielectric is typically filled with low Dk particles to achieve a comparable CTE with Cu. The low dielectric constant (Dk) and low loss (Df) dielectric is favorable for electrical, mechanical, and thermal properties.
The signal (S) traces are developed using a semi-additive (pattern plating) process. The process has been demonstrated to produce 11 µm lines and spaces regularly for flex substrates. In the case of rigid substrates, owing to the greater roughness of the dielectric, 25 µm lines and spaces are more typical. Line to land spaces of 25 µm are achieved along with laser drilled via in the range of 40-50 µm, and a 75 µm plated capture pad around the laser drilled via. These dimensions allowed wiring designs to have one line per channel in the most densely populated areas of the chip site (vias on a 150 µm pitch).
The second building block is a joining core. In this case, a copper power plane is sandwiched between layers of a resin coated copper (RCC) material. Laser or mechanical drilled through holes are filled with an ECA. The ECA is composed of metal and or low melting point (LMP) filler dispersed in a polymer matrix.
The ECA forms electrical connections between the adjacent blocks during lamination. 
II.B. Composite Structure
By alternating signal and joining cores in the lay-up prior to lamination, the conducting adhesive electrically connects copper pads of the signal cores. A 23 metal layer structure with 6 signal cores (2S/1P) and 5 joining cores (0S/1P) is shown schematically in Figure 4 .
Although this particular construction comprises signal and joining cores, it is possible to add buildup layers after composite lamination to complete the final structure. Schematics of various possible coreless structures are shown in cross section in Figure 5 . Selection of subcomposites and process flow is crucial to achieve robust, reliable structures. Figure 5a shows a schematic cross section (prior to lamination) of traditional coreless build-up layers laminated with signal subs. Signal subs have been made with CIC sandwiched between PTFE layers. Signal subs can be laminated with PPE based build-up layers to achieve the desired structure.
Figure 5B-D shows cross sections of structures using a combination of parallel and buildup processes. Initially, a parallel lamination process is used to achieve the internal structure with subsequently applied buildup layers to get the final desired structures. Figure 5E shows another type of structure where signal subs and buildup layers are laminated together to produce individual internal subcomposites. Individual internal subcomposites are further laminated with joining subs to produce the final structure. Figure 5 describes various possible combinations to achieve a desired high-end structure and also provide the best possible solution for fabricating high-end structures at the lowest possible cost. Figure 5B: Combination of parallel and buildup process to achieve the final structure. Parallel process used to generate internal structure and subsequently applied buildup layers to get the final structure. Figure 5C : Combination of parallel and buildup process to achieve the final structure. Individual signal subs are prepared by parallel lamination process. Second parallel process used to generate internal structure and subsequently applied buildup layers to get the final structure.
II.C. Z-Interconnect Technology for RF substrates:
The needs of multi-GHz RF structures continue to drive new performance targets for semiconductor packages. A combination of RF features with digital features will be essential for these applications. In general, RF signals require a low dielectric and conductor loss path. The dielectric losses in the RF bandwidth can be reduced with low-Df materials and corresponding conductor loss can be controlled by conductor cross-sectional area and surface roughness. A coreless substrate technology can use low loss dielectrics with large cross-sectional conductor area having characteristic impedance suitable for RF performance. Highspeed digital devices favor dense packaging, which is often at odds with those criteria for optimal RF performance. A coreless substrate technology which can support a low loss RF device, accommodate the dense digital devices, and having design features allowing for optimized isolation between the two systems, is desirable. Figure 6 represents a flip-chip package having new RF structures using various coreless substrate technologies.. Various low dielectric constant and low loss materials including liquid crystal polymer (LCP), silica particle filled polytetrafluoroethylene (PTFE) and polyphenylene ether (PPE) are excellent candidates for RF substrate technology. In particular, coreless technology and Z-interconnect based substrates satisfy various RF flip-chip packaging requirements:
• Low dielectric and conductor loss signal path Figure 5D : Combination of parallel and buildup process to achieve the final structure. Individual signal and joining subs are prepared by lamination processes. Parallel processing is used to generate the internal structure, and subsequently applied buildup layers to get the final structure. 
II.D. Non-traditional Substrates
An advantage of coreless z-interconnect technology is the ability to connect multiple, multilayer, coreless substrates having different sizes. For example, conducting adhesive based z-axis electrical interconnection among the flexible and rigid elements during lamination can produce a complex rigid-flex structure. Z-interconnects can be used to fabricate structures with multiple flexible and rigid locations along with flexible elements at any arbitrary layer. The coreless zinterconnect technology offers many advantages over traditional rigid-flex structures, for example,
• maximum possible metal layer counts with minimum total processing steps, • placement of single or multilayer flex elements and rigid elements in any layer, and • opportunity for multiple flex and rigid regions.
As a case study, coreless z-interconnection technology was used to fabricate rigid-flex substrates. Two coreless subcomposites were used for this case study. A thermoplastic polymer was used for flexibility in the signal subcomposite, and thermoset polymer was used for for rigidity in the joining subcomposite. In general, the signal subcomposite is larger than the joining subcomposite. By altering signal and joining subs, one can generate rigid-flex structure by a lamination process. A structure with multiple signal and joining subs is shown in Figure 7 . The structure will be rigid wherever joining subs are present. It is also possible to laminate two different sized rigid signal subs with a joining sub to produce a rigid-rigid structure. Here, one rigid subcomposite is larger than the other. Multiple small rigid subs can be attached to a large rigid subcomposite to produce another type of rigidrigid structure. Conductive adhesive filled joining subs can act as an interposer to produce a 3D "Package-InterposerPackage" (PIP) structure for combining multiple memory, ASICs, stacked die, stacked packaged die, etc., into a single package. Conductive adhesive based interposers join multiple packages by forming electrical connection between the interposer and package. Interposer structures can be a combination of signal layers and power planes, such as 0S/1P, 0S/2P, 2S/1P, 2S/2P. This coreless Z-interconnect methodology to fabricate a variety of constructions is shown in Figure 8 . 
II.E. CTE of Z-Interconnect substrates:
CTE of the signal and joining subs and conductive adhesives is an important parameter for obtaining robust, reliable joining between coreless layers, and between the ECA and the opposing copper pad. CTE of the coreless dielectric and conducting materials must be close to each other to survive assembly reflow, especially high temperature lead free reflow. In the present paper, package CTE for various constructions is systematically investigated. As a case study, this coreless zinterconnection methodology was used to fabricate 150 m pitch flip chip device. Two basic coreless subs were used for this case study. One is a coreless signal sub having a 35 m thick Cu power plane, sandwiched between two layers of a PTFE-based dielectric. The signal (S) traces are developed using a semi-additive (pattern plating) process. The process was used to produce 25 µm lines and spaces. The second building block is a coreless joining subcomposite (sub). In this case, a copper power plane is sandwiched between layers of a silica-filled allylated polyphenylene ether (APPE) polymer The ECA is composed of metal and or low melting point (LMP) filler dispersed in a polymer matrix. The ECA forms an electrical connection between the adjacent blocks during lamination. In one case, 9 adhesive-filled 0S/1P joining subs were laminated to fabricate a composite structure (Figure 9) . Theoretically, CTE of the composite will be in the range of 42 ppm/ o C. Hence, conducting adhesive having Z-CTE in the range of 40 ppm/ o C was used. Z-CTE of 9 layer composites was measured. The measured Z-CTE of the composite in the dielectric and Cu based area was 42.9 ppm/ºC, and Z-CTE of composites in the dense ECA area was 44.6 ppm/ºC, close to the theoretical CTE of 42 ppm/ºC. In another case, APPE and PTFE (mixed) dielectric were used. By alternating signal (2S/1P) and joining (0S/1P) subs in the lay-up prior to lamination, the ECA electrically connects copper pads on the signal subs that reside on either side of the joining subs. A composite structure with four signal layers composed of three joining subs and 2 signal subs is shown in Figure 10 . Theoretical Z-CTE value of this cross section will be around 33 ppm/ºC. Optimized electrically conducting adhesives with Z-CTE around 40 ppm/ºC were used to fabricate Z-axis interconnections. For mixed dielectric, the predicted composite CTE will be higher than lower CTE dielectric (dielectric 2) but lower than higher CTE dielectric (dielectric 1). The mixed-dielectric composite Z-CTE, measured at the region having the maximum density of ECAfilled vias, was around 41 ppm/ºC. The measured Z-CTE is higher than predicted value (33 ppm/ºC). This may be due to the fact that ECA volume, ECA CTE, and Cu-dielectric interaction were not considered in the calculation. The Z-CTE of glass cloth-reinforced dielectric composites is more complicated. Figure 11 shows various multilayer substrates consisting of Cu and modified glass-reinforced epoxy. Substrate thickness varies from 552 µm to 1656 µm. The 552 µm thin substrate has a Z-CTE of 69 ppm/ºC. The 1102 µm and 1656 µm thick laminates have Z-CTEs of 68 ppm/ºC and 81 ppm/ºC, respectively. As the laminate thickness of the core material increases from 552 µm to 1655 µm, the Z-CTE increases to 81 ppm/ºC. This illustrates that the Z-CTE of a thick core is more sensitive to Cu -dielectric interaction. Overall, the Z-CTE of laminate is more likely to follow the epoxy Z-CTE. Conducting adhesive with Z-CTE ~70 ppm/ºC will require more polymer, and may not be suitable for achieving high conductivity. In this case, low Z-CTE ECA, close to the CTE of Cu, will be favorable. 
II.F. Electrical performance:
S-parameter measurements were used to measure electrical performance and the coreless Z-interconnect package showed very low loss at multi-gigahertz frequencies. The measured insertion loss with frequency for 80um (narrow), 130um (medium), and 180um (wide) striplines are similar. The electrically conducting adhesive (ECA) based interconnect has little effect on the signal transmission, except to add a small interconnect (via) length to the signal. The ECA interconnect performance is comparable to a solid copper barrel. Figure 13A shows insertion loss for a net having four ECA-based joints. It is comparable to a net that has no ECA joint up to 10GHz. The performance of the ECA joints degrades slightly above 10GHz due to the additional interconnect (via) length and act as copper plated throughholes. Figure 13B shows performance of 60 cm net with a backdrilled board and with a full-Z board. The Zinterconnect board performs better at higher frequency and shows relatively lower loss. ("Pb free") reflow temperatures for a high aspect ratio Pb free Z-interconnect product. Selected failure analysis of the earliest fails shows that failure mode is crack in the copper buried via, not Z interconnect-i.e., the lead free Z interconnect outlasted the copper buried vias to which they were joined.
II.G. CITC test for Z-interconnects:
Z-joints are of little value in electronic packaging unless they can survive the rigors of thermal cycling, including product qualification testing, operational on/off cycles, and perhaps the most critical thermal cycle which is the assembly reflow cycles required to populate board before any other use. To test the reliability of joints formed using conductive materials, a Test Vehicle (TV) with Z-interconnect was fabricated. Coupons on the TV are tested with the Current Induced Thermal Cycling (CITC) test run primarily at reflow temperatures for the most rapid assessment of relative via life and failure modes, though any temperature cycle in the range of -55 to 300C is achievable with CITC. The tester uses proportional control algorithms to continuously adjust the current for each coupon in each cycle in order to achieve a precise and repeatable temperature cycle with a prescribed linear ramp and dwell time. The typical ramp rate, as used for all the data in this paper, is 3 degrees/second with a high temperature dwell time of 40 seconds, which has been shown by modeling and measurements to be sufficient to achieve thermal equilibrium [8] [9] [10] . Fans are then turned on to start the cooling phase. Figure 14 shows some CITC test data at both 23-220C and 23-245C. The CITC life at 245C is greater than 10 cycles and life at 220C is over 25 cycles to fail, which is excellent "copper-like" performance. In fact, failure analysis of the select coupons confirms that the final failure mode is in the copper vias, not in the Z-interconnect. That is, when processed correctly the Z interconnect can outlast the via to which it is connected. More detailed Pbfree CITC testing of Z-interconnects is under investigation.
III. Conclusion
Today's requirements for more function in a smaller area are driving greater wiring densities and more capability into electronic packaging. Z-interconnet technology offers more wiring density, manufacturing capability, and design flexibility to enable a unique solution for many demanding applications. Z-interconnect technology can be used to design high wiring density, high performance single or multichip organic packages.
Z-interconnect can be used in single and multi-chip applications. By designing an organic package without electrical stubs and without through holes, high wiring density and excellent electrical performance can be achieved. Novel means of providing vertical electrical interconnection in organic substrates can help semiconductor packaging keep pace with the needs of the semiconductor marketplace.
Z-based rigid-flex has advantages for making high layer count, complex rigid-flex structures. The adhesive-filled joining cores were laminated with circuitized subcomposites to produce a composite rigid-flex structure.
In some cases, the CITC (Current Induced Thermal Cycling) life at 245C is greater than 10 cycles and life at 220C is over 25 cycles to fail, which is at least equivalent to copper PTH (plated through hole) performance.
Collectively, the results suggest that Z-interconnect may be attractive for a range of applications, not only where miniaturization is required, such as consumer products, but also in high performance large-area microelectronics such as supercomputers, radiofrequency structures, medical devices, etc.
